A current regulator is described that controls the peak current of a power transistor driving an inductive load, such as magnet coils. Presently, the current pulse has a 0.1-to I-ms adjustable duration with duty cycle to 5%. Ultimately, the pulse length must be %7 ms with 50% duty cycle. The 
Introduction
In its short-bunch mode, the Proton Storage Ring at LAMPF will accumulate protons for 110 ps in six intense bunches spaced equally around the circumference. The bunched protons then will be extracted on a bunch-by-bunch basis over an %7 ms interval, repeating at 8.33-ms intervals. During the accumulation phase, and also as the bunches are extracted, changes in beam-loading are compensated by alteration of the bunching-cavity frequency. The bunching cavity tuning is accomplished by changing the permeability of ferrite material that fills a portion of an attached tuner element. The variation in permeability is achieved by rapidly changing a magnetic bias field applied to the ferrite, using a low-inductance magnet driven by a high-current modulator. Needed for tuning are magnetic field intensities of 1600 to 1850 ampereturns, programmed throughout the cycle.
One candidate current driver for the tuner magnet is a grouping of parallel-connected Darlington transistors, each designed to contribute a portion of the current. In this circuit, each transistor is embodied in a feedback arrangement that regulates the current set by a program voltage, while feedback forces current sharing among the transistors. A circuit description is given in the following sections, and the laboratory test results are summarized.
General
Transistors frequently are used in a parallel connection to obtain more load power delivery capability. When the parallel connection is made, care is necessary to prevent differences in individual transistor characteristics from causing excessive dissipation in the device having the largest transconductance. Figure 1 Gn. An experimental circuit to demonstrate the process at current levels to 400-A peak is described below. Figure 4 is a circuit schematic of the current regulator. The input circuit is an 8-bit multiplying D/A converter that drives amplifier Al. The output from Al is a voltage proportional to the product of the input pulse level and the digital number supplied by an up-down counter. This voltage is coupled through emitter follower, Ql, to the Darlington power transistor, Q2.
Current Regulator
The collector of Q2 is connected through a 0.002-Q current-sensing resistor to the load impedance, a 0.02-Q resistive load with %0.2-pH inductance.
Other regulator circuits can be connected in parallel to the load at this node.
A second input is supplied to amplifier Al through potentiometer P1. This signal is the complement of the positive-going input to the D/A converter, and its purpose is to forward-bias Ql and Q2 to overcome the base-emitter voltage drops of the transistors. With the counter cleared to zero, P1 is adjusted until an output just appears across the load.
Regulation is accomplished by a differencing amplifier, A2, a summing amplifier, A3, a dual differential comparator, and the up-down counter. Amplifier A2 extracts the difference signal across the 0.002-Q current-sensing resistor. This signal is a measure of the Darlington collector current. It is necessary that A2 withstand the common mode voltage on its input terminals, a value equal to one-half the collector supply voltage when the Darlington is turned off.
The output from A2 is a negative-going pulse, having an amplitude proportional to the Darlington collector current. This pulse establishes a negative current through potentiometer P2, which is summed with a positive current proportional to the input-pulse amplitude. With ICl at the desired value, P2 is + 20V Fig. 3 . Collector current equalizer using feedback. Fig. 4 . Schematic diagram of the current regulator.
adjusted to produce zero volts at the A3 output. Should IC1 increase above the desired value, a positive pulse appears at the A3 output. Conversely, if IC1 is less than the desired value, a negative pulse appears at the A3 output.
The A3 signal controls the dual differential comparator as follows:
1. If the A3 output is zero, neither gate (Gl nor G2) is enabled, and the counter is held at its current state. 2. If the A3 output swings more positive than +VB, gate Gl is enabled, allowing the 1-MHz pulses to be coupled to the counter's DOWN terminal. This reduces the count and lowers the drive to the Darlington, thereby reducing the collector current until the A3 output is less than +VB.
3. If the A3 output swings more negative than -VB, gate G2 is enabled, coupling the l-MHz pulses to the counter's UP terminal. The count is increased, raising the drive to the Darlington and increasing the collector current until the A3 output is greater than -VB.
A dead-band zone is supplied by +VB and -VB to minimize the comparators' noise triggering. For the experiment, these levels were set at +50 and -50 mV, respectively. Gates Gl and G2 also are controlled by a gate pulse that is synchronized to the input pulse. This pulse allows the gates to be enabled only during the input pulse and minimizes transient effects during the pulse's leading and trailing edges. 
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The operation of two parallel-connected circuits is shown by the waveforms of Figs. 5, 6, and 7. The effect of transconductance difference in the transistors is simulated by a 0.002-Q resistor and a switch, Si, connected to the Circuit 1 emitter. Figure 5 shows a composite load current of 400 A, with each circuit supplying 200 A. In Fig. 6 the current remains essentially the same while the 0.002-n emitter resistor of Circuit 1 is shorted, indicating active regulation is taking place. Figure 7 shows the effect of the emitter resistor when the feedback loop is opened and the regulation is disabled. When the emitter resistor is in the circuit, the current is 400 A. Shorting the resistor produces a current of %440 A. This step in current is regulated out when the feedback loop is closed (Fig. 6) .
To improve the circuit response a microprocessor based regulator has been proposed as shown in Fig. 8 . Here, the input signal and sensor signal will be converted to digital values and compared by the microprocessor. The appropriate digital outputs will be applied to the D/A converter to control the collector current of the Darlington power transistors. 
Conclusion
A laboratory model of a current regulator based on individual Vbe voltage control has demonstrated that this circuit can be a viable device for controlling current sharing among parallel-connected power transistors. Several aspects of the design that are still to be investigated are related to the transient response of the operational amplifiers, the nonlinear transfer function of the Darlington power transistor, and the design of energy-efficient power that would permit a larger duty cycle.
